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Abstract—The design of a 100 kHz frequency reference based
on the electron mobility in a MOS transistor is presented. The
proposed low-voltage low-power circuit requires no off-chip
components, making it suitable for application in wireless sensor
networks (WSN). After a single-point calibration, the spread
of its output frequency is less than 1.1% (3 ) over the temper-
ature range from 22 C to 85 C. Fabricated in a baseline
65 nm CMOS technology, the frequency reference circuit occu-
pies 0.11 mm  and draws 34 A from a 1.2 V supply at room
temperature.
Index Terms—Charge carrier mobility, CMOS analog in-
tegrated circuits, crystal-less clock, low voltage, relaxation
oscillators, ultra-low power, wireless sensor networks.
I. INTRODUCTION
W IRELESS sensor networks (WSN) need radios that aresmall, cheap and energy efficient [1]. The largest frac-
tion of the energy consumed in each node of a WSN is spent
in idle listening to the channel, waiting for data packets [2]. Re-
duction of the energy wasted in idle listening is usually obtained
by duty-cycling the network nodes, i.e., by putting them into a
sleep mode for a significant fraction of the time. This task re-
quires a synchronization algorithm to ensure that all nodes ob-
serve simultaneous sleep and wake-up times and, consequently,
each node must be equipped with a time reference to enable such
synchronization. A high accuracy time reference allows the re-
ceiver to accurately predict the timeslot used by the transmitter,
and to employ, consequently, a lower duty-cycle. Frequency ac-
curacies of a few ppm can be achieved by crystal-controlled os-
cillators (XCOs), but these are bulky external components. In
order to realize miniature WSN nodes, accuracy must be traded
for the sake of integration.
The tradeoff between integration and time/frequency accu-
racy is also present in the RF front-end. While commercial com-
munication systems require high frequency accuracy, radios for
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Fig. 1. Comparison among fully integrated oscillators that can replace XCOs
in various applications; XCOs point is given as reference.
WSN can be optimized to relax such specifications and so fre-
quency accuracies of only a few percent are needed [2], [3]. Fur-
thermore, the power available to the time reference is limited to
tens of W, since it is always on, and its supply voltage is lim-
ited to a few volts to be compliant with typical WSN energy
sources, such as batteries and energy scavengers [4], [5].
Recently, much work has been devoted to implementing
fully integrated frequency references in standard microelec-
tronic technologies. The current state-of-the-art is illustrated1
in Fig. 1. LC oscillators [6] can provide accuracy and phase
noise performances comparable to XCOs; however, their power
consumption typically exceeds 100 W due to the limited Q
of integrated inductors and the possible need for high-speed
frequency dividers. The accuracy of the compensated ring oscil-
lator in [7] is high enough for WSN applications, but its power
consumption is in the mW range. A very stable physical effect,
i.e., the thermal diffusivity of bulk silicon, can be exploited
for use in frequency references [8]; however, this requires the
silicon substrate to be heated and thus requires the dissipation
of a few mW. The performance of trimmed RC oscillators may
also be suitable for use in WSN nodes [9], [10].
An alternative way of realizing an accurate fully integrated
oscillator is by employing charge mobility as a reference [11].
Mobility is less sensitive to process variations than other param-
eters, such as polysilicon resistance or oxide capacitance, and its
standard deviation is less than 2% at room temperature for the
1In this prototype chip, some non-critical circuits have been implemented off-
chip. As such, Fig. 1 only reports the power dissipation of the on-chip circuitry.
0018-9200/$25.00 © 2009 IEEE
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Fig. 2. Mobility-referenced oscillator.
adopted process. Although the temperature dependence of the
mobility is large (approximately ), it is well defined and
can be compensated for. The effect of process spread can then
be removed by a single room-temperature trim.
This paper describes a fully integrated oscillator referenced
to the electron mobility, and which is suitable for WSN applica-
tions [12]. The oscillator is based on a current-controlled relax-
ation oscillator, in which the current is proportional to the mo-
bility. Experimental validation of this approach is provided, re-
sulting in a frequency spread of less than 1.1% after a one-point
calibration and dissipating only 41 W. The circuit is presented
in Section II, experimental results are shown in Section III, tem-
perature compensation strategies are discussed in Section IV,
and conclusions are given in Section V.
II. CIRCUIT DESCRIPTION
A. Oscillator Structure
A simplified schematic of the oscillator is shown in Fig. 2.
It consists of a current reference, two current mirrors
and , two capacitors and and a comparator. The
drain current of is mirrored by and with a gain of
four and, as explained in the next section, is given by
(1)
where is the electron mobility, is the gate capacitance
per unit area, is a constant determined by the ratios of the di-
mensions of matched transistors and is a reference voltage.
In the previous equation and in the rest of the paper, the sym-
bols , and are used for the drain current, width and
length, respectively, of transistor . As shown in the timing
diagram in Fig. 3, and are alternatively precharged to
and then linearly discharged by and . When the
voltage on the discharging capacitor drops below , the output
of the comparator switches and the linear discharge of the other
capacitor starts immediately, while the recharge is delayed by
. The delay ensures that non-idealities of the comparator
do not affect the slope of the discharge at the crossing of
and it is not critical, as it does not influence the period . The
Fig. 3. Oscillator waveforms.
delay and the signals driving the switches are generated by a
digital circuit not shown in Fig. 2.
By inspecting Figs. 2 and 3, the period and frequency of os-
cillation can be easily determined, and from (1):
(2)
where . and are MOS capacitors op-
erating in inversion, in order to obtain a ratio
which is independent of the effect of temperature and process
variations on . If the reference voltages and are ob-
tained from a bandgap reference, the residual frequency varia-
tions will be due to the spread2 and temperature dependence of
the mobility and of the voltage . The latter can be used as
a control voltage to compensate for the effects of temperature
variations and process spread, or it can be derived from a voltage
reference like and . Further details on the use of to
compensate for temperature variations are given in Section IV.
The two multiplexers at the input of the comparator are
driven by the signal , shown in Fig. 3, to mitigate the
effect of comparator offset. Thus, with an offset at the
comparator input, the output is switched when
or and the total error in the period is given by
(3)
where and . Hence, if the
capacitors and current mirrors are well matched, the resulting
error is small. Since the oscillator is intended to operate at rel-
atively low frequencies, good matching can be obtained by in-
creasing device area without significantly affecting oscillator’s
performances.
B. Current Reference
The operation of the circuit in the dashed box in Fig. 2 can
be understood by noting that , and constitute a
2Geometric factors in (2) (  , and the area of capacitors and ) are
also affected by process spread. However, their effect on  can be neglected
if sufficiently large devices are employed.
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Fig. 4. Complete schematic of the current reference.
low-voltage current mirror and that is effectively diode-con-
nected through and . Using the square-law MOS model,
it is possible to derive [13]
(4)
where and
and, with reference to (1), . Equation
(4) is valid under the assumption that and are biased
in strong inversion. It is also preferable to bias and in
strong inversion in order to reduce the error due to mismatch
in the current mirror gain . The addition of and to
the basic structure constituted by – increases the power
consumption but at the same time reduces the requirement on
voltage headroom (avoiding for example the diode-connection
of ) and consequently reduces the minimum required voltage
supply. Moreover, increases the output impedance seen at
the drain of , which mitigates the effect of voltage supply
variation on the current reference output and hence the output
frequency.
The complete schematic of the current reference is shown
in Fig. 4. The current source is implemented by the
unity-gain cascode current mirror – . The value of
is fixed by the current mirror – and by the external
opamp,3 which forces a voltage drop on , so that
.
Resistance values ( k , ) are chosen as
a tradeoff between resistor area, current consumption and the
contribution of the parasitic currents through .4
The start-up circuit and the implementation of the opamps
are shown in the dashed boxes in the figure. A folded cascode
structure is adopted for to reduce its systematic input
offset. Since must provide an output quiescent current ,
it is biased with and it is dimensioned such that
and . Both input
3An external opamp (LTC1053) is used only for testing purpose.
4Note that a pad with large ESD protection diodes and an external opamp are
connected to one end of   . The parasitic current through   is the sum of the
leakage currents of the ESD diodes and of the input bias current of the opamp.
pairs, – and – , are biased in weak inversion
to allow the input common mode of the opamps to be equal to
.
The stability of the whole circuit can be guaranteed by en-
suring the stability of the two negative feedback loops, i.e., the
one constituted by and and the one constituted by
and , and of the positive feedback loop formed by ,
and the low-voltage current mirror. The first negative feedback
loop can be modelled as the cascade of in buffer config-
uration through and the common-source amplifier . The
bandwidth of is much larger than the frequency of the pole
associated to the output impedance of , since is bi-
ased with a larger current (with reference to Fig. 2, A
and nA in the nominal case as it will be shown in
Section III) and MOS capacitor is added at the drain of
. Miller compensation is used for the second loop, employing
capacitor across . A fringe metal capacitor is needed to
implement because the voltage headroom available between
gate and drain of is not enough to bias a MOS capacitor.
Assuming that the DC open-loop gain of the two negative loops
is high enough, the open-loop gain of the positive feedback loop
at DC can be approximated as
(5)
where and are respectively the transconductance of
and in Fig. 4. The loop is stable under the condition that
and that is monotonically decreasing,
i.e., no peaking occurs in the frequency response of the loop.
Since the negative feedback loops interact with the
loop, their phase margin should be large enough not only to en-
sure stability of the respective loops but also to prevent such
peaking. In the presented circuit, the phase margins of the two
loops were designed to be larger than 45 in the worst case
(process corners and temperature).
To avoid coupling digital noise to the gate of via the
output mirrors – of Fig. 2, the current is mirrored
to and using the node and additional pMOS and
nMOS mirrors (not shown in Fig. 4).
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Fig. 5. Simplified schematic of autolatch comparator for     .
C. Comparator
The delay of the comparator must be negligible with respect
to the oscillation period . This requires high gain and large
bandwidth in the case of an open-loop topology, or a very small
hysteresis in the case of a Schmitt trigger implementation. To
overcome this problem, within the constraints of a very tight
power budget, a comparator with novel architecture, called an
autolatch comparator, was introduced. Its schematic is shown
in Fig. 5 for the case when together with some wave-
forms. The core of the circuit is a dynamic latch. When a com-
parison is needed, a digital circuit resets the latch and then en-
ables it. As long as has not crossed , goes periodically
to and to ground. The signal on is inverted and de-
layed through a chain of inverter gates to generate the RESET
signal. and are then pulled up to and, after a delay,
RESET goes low. This cycle is repeated until crosses
and goes low. In this case the output is represented by the
voltage on . When , the logic takes care of gener-
ating RESET from the appropriate node and chooses the right
output node. The latch is preceded by a folded preamplifier to
prevent kickback noise appearing on oscillator’s capacitors.
The delay of the comparator can be adjusted by controlling
the period of the described cycle. Simulations show that the
delay is less than 13 ns in the worst case (process and temper-
ature) with a total average current of 30 A at 1.2 V supply.
Low power is achieved by keeping the devices small, so as to
minimize their parasitic capacitance. Small devices have high
flicker noise, but the offset compensation technique described
in Section II-A also reduces the effect of flicker noise.
III. EXPERIMENTAL RESULTS
The oscillator has been realized in a baseline TSMC 65 nm
CMOS process. The circuit occupies 0.11 mm and uses only
2.5 V I/O thick oxide MOS devices. The 1.2 V thin oxide
devices were avoided because of their high gate leakage cur-
rent, which is significant in this circuit and which represents
a significant fraction of the drain current for very long de-
vices [14]. Most of the area of the circuit is occupied by the
current reference and by the oscillator’s capacitors5 (Fig. 6).
The layout of the current reference has been optimized for
transistor matching; particular care has been devoted to reduce
systematic mismatch due to topography related errors [15] and
to reduce mechanical strain associated with metal chemical
mechanical polishing (CMP) dummy structures [16], [17]. To
5The area labelled as “capacitors” in Fig. 6 also contains also transistors 
and  of the current reference, which are required to match MOS capacitors
 and  .
Fig. 6. Die micrograph of the test chip.
deal with the first effect, asymmetries in the surroundings of
matched transistor arrays are located more than 10 m away
from the active devices. This precaution significantly increased
the area of the current reference and was adopted to minimize
additional sources of inaccuracy in this test chip; a substantial
fraction of this area can probably be saved in a future redesign.
In cases where dummy metal structures had to be included
above arrays of matched transistors (to satisfy metal-density
rules), such structures were manually drawn to minimize the
mismatch due to the additional stress. For flexibility in testing,
all the reference voltages ( , and ) were provided ex-
ternally. For a nominal oscillation frequency of approximately
100 kHz, the reference current is nA for pF,
V, V and V. A low frequency
was chosen to reduce the impact of parasitic effects, such as
comparator delay. The total current consumption with 1.2 V
supply voltage is 34.3 A (18.9 A for comparator and logic;
14.4 A for current reference; 1 A through pin ). Note
that to minimize the effect of ESD pad leakage and opamp bias
current (about 1 nA worst-case), the current in is relatively
large (10 A). If the reference voltage were integrated on
chip, this current would be negligible. The current consumption
can also be strongly reduced by using a less accurate, or perhaps
a duty-cycled, comparator. Since the aim of this chip was to
investigate the feasibility of the proposed concept, it was op-
timized for accuracy rather than for low current consumption.
In a fully integrated version, the reduced current through
will compensate, at least partially, for the extra current required
by the voltage reference and the temperature compensation
circuitry [18], [19].
Long-term jitter measurements for an output frequency of
100 kHz are reported in Fig. 7, together with lines showing
the extrapolated thermal and flicker noise components. Period
jitter is 52 ns (rms) and is dominated by comparator thermal
noise. After a large number of periods, jitter is dominated by
flicker noise from the current reference. Relative jitter is defined
as the standard deviation of jitter divided by elapsed time; its
value for a time period of the order of one second is an impor-
tant parameter for time references used in WSN, since it limits
Authorized licensed use limited to: UNIVERSITEIT TWENTE. Downloaded on January 27, 2010 at 10:15 from IEEE Xplore.  Restrictions apply. 
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Fig. 7. Measured long-term jitter versus time; extrapolated thermal and flicker
noise components and their cumulative contribution are also plotted.
Fig. 8. Frequency error versus variations of analog supply (  ), digital
supply (  ) or both.
duty-cycle of the receiver when synchronization is performed
over a time scale of seconds [2]. It can be proven that for most
oscillators, relative jitter becomes flat for increasing time, as ob-
served in the measurements [20]. The relative jitter is 0.1% after
one second and is negligible compared to the temperature-in-
duced frequency drift.
Frequency pushing is shown in Fig. 8. The nominal supply
voltage of the circuit should be 2.5 V (with pMOS and nMOS
threshold voltages of 0.63 V and 0.57 V, respectively) but the
chosen topologies of the current reference and comparator allow
functionality down to 1.05 V. The upper bound of the supply
voltage is limited to 1.39 V by the start-up circuit in the current
reference. With reference to Fig. 8, supplies the current
reference, while supplies the logic and the comparator. The
increase of frequency with is due to a decrease in the delay
of the comparator, which is related to the period of RESET in
Fig. 5 and is fixed by logic circuitry. The supply voltage of the
comparator can be increased up to 1.5 V (not shown in Fig. 8)
without affecting its functionality and it can be adjusted to shift
the input common-mode range of the comparator. Fig. 8 shows
Fig. 9. Output frequency measurements and average on 11 samples (   
 V); the output frequency expected from simulation of the current reference
is also shown with the solid line.
that at an output frequency of 100 kHz, the error is less than
0.1% for supply voltages above of 1.12 V.
Measurements on 11 samples from one batch were performed
over the industrial temperature range ( 40 C to 85 C) using
a temperature-controlled oven. The measurement setup was de-
signed to accurately stabilize the temperature of the samples
during measurements (to within 0.01 C); however, this stable
temperature could only be set with an inaccuracy in the order of
0.1 C. As the samples were not tested simultaneously, the mea-
sured data was post-processed to eliminate errors due to tem-
perature mismatch. For each sample, frequency has been mea-
sured as a function of temperature. The data points were then
interpolated to extract the values of frequency corresponding to
a fixed set of temperatures. In Fig. 9, measurements are com-
pared to simulations of the circuit of Fig. 2, where the solid
line was obtained by using ideal models for all components ex-
cept transistors and . The measured output frequency
shows the same temperature dependence of mobility as the sim-
ulations and an untrimmed inaccuracy of 7% ( ) at room tem-
perature. Its temperature dependence is approximately propor-
tional to , where is the absolute temperature. The output
frequency of the measured samples and the best fit of its average
with the function (obtained for ) are shown in the
logarithmic plot of Fig. 10. After one-point calibration, the fre-
quency spread with respect to average frequency has been com-
puted in Matlab from the data in Fig. 9 and it is below 1.1%
( ) over the range from 22 C to 85 C (Fig. 11). During the
oven measurements only, capacitors and were biased in
deep inversion ( V, V, V).
This minimized the effect of threshold voltage spread on their
capacitance, and ensured that the measured spread was mainly
due to the core circuit.
IV. ON TEMPERATURE COMPENSATION
In the previous section it has been shown that the output fre-
quency of the mobility-based oscillator is strongly temperature
dependent (Fig. 9). However, Fig. 11 shows that the spread in
this temperature dependence is in the order of 1%. This will
be the residual error in the output frequency if the temperature
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Fig. 10. Log-log plot of the output frequency (11 samples and their average
for      V) versus the absolute temperature; the best fit using the function
      is included for comparison.
Fig. 11. Frequency error with respect to average frequency versus tempera-
ture after one-point trimming at room temperature with      V for 11
samples.
compensation scheme is perfect and if the oscillator is trimmed
at a single temperature.
The compensation can be performed by varying a physical
parameter in the oscillator circuit (Fig. 2), such as the voltage
, the gain of the current mirrors and , or
the capacitance of and . Alternatively, compensation can
be introduced in the processing of the output frequency, for ex-
ample by varying the multiplication factor of a cascaded fre-
quency multiplier or, if an alarm signal after a fixed time period
is needed [2], changing the number of reference periods to be
counted in the fixed period. In all these schemes, the compensa-
tion parameter should be varied as a function of the temperature
and so a temperature measurement error will lead to additional
spread.
If the frequency is approximated as in a limited
temperature range, an error in the temperature measurement will
cause a relative error in the compensated frequency given by
(6)
Fig. 12. Spread of the error of the compensated frequency versus the standard
deviation of the error in temperature estimation; simulation results and compu-
tation of (6) are plotted respectively with lines and squares.
where is the standard deviation of the error in the com-
pensated frequency, is the standard deviation of the error in
the uncompensated frequency (i.e., the one reported in Fig. 11)
and is the standard deviation of the relative error in the
temperature measurement. Simulations have been performed,
assuming an ideal compensation by a multiplicative factor and
a random error in temperature measurement, and the results are
shown in Fig. 12. Equation (6) is also plotted in the figure using6
for 40 C and for 85 C. An increase in
the spread of less than 0.05% is observed at both extremes of
the temperature range for a temperature sensing error of 0.2 C.
Such accuracy can be reached with conventional bandgap tem-
perature sensors at a power dissipation in the order of some tens
of W [18], [19]. Since temperature variations are usually slow,
a further reduction in power consumption can be achieved by
duty-cycling the temperature sensor.
A lower sensitivity to temperature errors can be obtained if
in (6) is decreased. This can be achieved by making a
temperature- dependent voltage instead of a temperature-inde-
pendent voltage. A particularly interesting case is when is
proportional to the absolute temperature (PTAT). This would be
easy to realize, since such voltages are commonly employed in
bandgap voltage references [21]. The use of a PTAT would
result in [with reference to (2)] and, consequently, to
a smaller spread for a fixed accuracy of the temperature sensor.
A PTAT has been applied to the test chip and results are re-
ported in Fig. 13. To reduce measurement time, the behaviour
of the circuit at arbitrary values of temperature and voltage
were obtained by interpolating between actual measured data
and the effect of compensation has been computed. The use of
interpolation is the cause of the disturbances visible in Fig. 13.
The application of a PTAT increases the spread with re-
spect to the constant case (i.e., Fig. 11). Note that the com-
pensation has been performed without adding any error in the
temperature measurement. The larger spread can be explained
by analyzing the effect of threshold voltage mismatch between
6The values used for  were obtained at  40 C amd 85 C from the slope
of the average frequency characteristic in Fig. 10.
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Fig. 13. Frequency error with respect to average frequency versus temperature
after one-point trimming at room temperature with   proportional to absolute
temperature (PTAT).
transistors and in Fig. 2. Taking into account a threshold
voltage mismatch between and , (1) is modified as
(7)
After trimming at temperature , it can be shown that the fre-
quency error due to the threshold voltage mismatch is zero in
the case of temperature-independent and given by the fol-
lowing expression in the case of a PTAT :
(8)
where is the output frequency after trimming. It can then be
concluded that better performance can be achieved with com-
pensation schemes which keep temperature independent,
and that the use of temperature-dependent is only indicated
if the matching between and can be significantly
improved.
V. CONCLUSION
A fully integrated mobility-based 100-kHz frequency refer-
ence has been presented. Its frequency inaccuracy, due to tem-
perature, supply variations and noise, respectively, is 1.1% ( )
from 22 C to 85 C, 0.1% with a supply variation of 0.27 V
and 0.1% (rms) over a one second time span. This shows that, by
adopting an appropriate temperature compensation scheme, the
electron mobility can be used to generate a reference frequency
accurate enough for WSN applications and that the proposed
architecture is both low-voltage and low-power, as required by
autonomous sensor nodes.
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